581 search results - page 25 / 117 » Implementing the Best Processor Cores |
100
click to vote
INFOCOM
2009
IEEE
15 years 6 months ago
2009
IEEE
—While it is a well known result that network coding achieves optimal flow rates in multicast sessions, its potential for practical use has remained to be a question, due to its...
111
click to vote
ISPDC
2010
IEEE
14 years 10 months ago
2010
IEEE
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
SIPEW
2009
Springer
15 years 6 months ago
2009
Springer
The contentious debates between RISC and CISC have died down, and a CISC ISA, the x86 continues to be popular. Nowadays, processors with CISC-ISAs translate the CISC instructions i...
HPCA
2009
IEEE
16 years 9 days ago
2009
IEEE
Heterogeneous multicores, such as Cell BE processors and GPGPUs, typically do not have caches for their accelerator cores because coherence traffic, cache misses, and latencies fr...
ICCAD
2001
IEEE
15 years 8 months ago
2001
IEEE
1 - This paper presents an efficient design exploration environment for high-end core processors. The heart of the proposed design exploration framework is a two-level simulation e...