Sciweavers

581 search results - page 58 / 117
» Implementing the Best Processor Cores
Sort
View
IPPS
1996
IEEE
15 years 6 months ago
A Parallel Algorithm for Minimization of Finite Automata
In this paper, we present a parallel algorithm for the minimization of deterministic finite state automata (DFA's) and discuss its implementation on a connection machine CM-5...
Bala Ravikumar, X. Xiong
ICDE
2010
IEEE
241views Database» more  ICDE 2010»
16 years 1 months ago
FlexPref: A Framework for Extensible Preference Evaluation in Database Systems
Personalized database systems give users answers tailored to their personal preferences. While numerous preference evaluation methods for databases have been proposed (e.g., skylin...
Justin J. Levandoski, Mohamed F. Mokbel, Mohamed E...
IWMM
2011
Springer
270views Hardware» more  IWMM 2011»
14 years 4 months ago
Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead
Multiprocessors based on processors with multiple cores usually include a non-uniform memory architecture (NUMA); even current 2-processor systems with 8 cores exhibit non-uniform...
Zoltan Majo, Thomas R. Gross
HPCA
2012
IEEE
13 years 9 months ago
Power balanced pipelines
Since the onset of pipelined processors, balancing the delay of the microarchitectural pipeline stages such that each microarchitectural pipeline stage has an equal delay has been...
John Sartori, Ben Ahrens, Rakesh Kumar
CODES
2008
IEEE
15 years 8 months ago
Distributed and low-power synchronization architecture for embedded multiprocessors
In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed arc...
Chenjie Yu, Peter Petrov