Sciweavers

581 search results - page 69 / 117
» Implementing the Best Processor Cores
Sort
View
104
Voted
HIPEAC
2010
Springer
15 years 11 months ago
Remote Store Programming
Abstract. This paper presents remote store programming (RSP), a programming paradigm which combines usability and efficiency through the exploitation of a simple hardware mechanism...
Henry Hoffmann, David Wentzlaff, Anant Agarwal
106
Voted
ICCD
2001
IEEE
106views Hardware» more  ICCD 2001»
15 years 10 months ago
A Low-Power Cache Design for CalmRISCTM-Based Systems
Lowering power consumption in microprocessors, whether used in portables or not, has now become one of the most critical design concerns. On-chip cache memories tend to occupy dom...
Sangyeun Cho, Wooyoung Jung, Yongchun Kim, Seh-Woo...
76
Voted
ICS
2009
Tsinghua U.
15 years 8 months ago
Designing multi-socket systems using silicon photonics
Future single-board multi-socket systems may be unable to deliver the needed memory bandwidth electrically due to power limitations, which will hurt their ability to drive perform...
Scott Beamer, Krste Asanovic, Christopher Batten, ...
86
Voted
ISCA
2008
IEEE
134views Hardware» more  ISCA 2008»
15 years 8 months ago
Achieving Out-of-Order Performance with Almost In-Order Complexity
There is still much performance to be gained by out-of-order processors with wider issue widths. However, traditional methods of increasing issue width do not scale; that is, they...
Francis Tseng, Yale N. Patt
EGH
2005
Springer
15 years 7 months ago
Split-plane shadow volumes
We present a novel method for rendering shadow volumes. The core idea of the method is to locally choose between Z-pass and Z-fail algorithms on a per-tile basis. The choice is ma...
Samuli Laine