Sciweavers

581 search results - page 78 / 117
» Implementing the Best Processor Cores
Sort
View
EUROPAR
2007
Springer
15 years 8 months ago
Parallelization of Bulk Operations for STL Dictionaries
STL dictionaries like map and set are commonly used in C++ programs. We consider parallelizing two of their bulk operations, namely the construction from many elements, and the ins...
Leonor Frias, Johannes Singler
ICC
2007
IEEE
101views Communications» more  ICC 2007»
15 years 8 months ago
Multi-Device Seamless Service by User-Oriented Session in All-IP Network
—Evolutionary development towards all-IP networks will have various kinds of devices connected to the Internet. In such the ubiquitous networking environment with the features of...
Naoki Imai, Manabu Isomura, Hiroki Horiuchi
NOCS
2009
IEEE
15 years 8 months ago
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network
This paper presents a many-core heterogeneous computational platform that employs a GALS compatible circuit-switched on-chip network. The platform targets streaming DSP and embedd...
Anh T. Tran, Dean Truong, Bevan M. Baas
MICRO
2010
IEEE
140views Hardware» more  MICRO 2010»
14 years 11 months ago
STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches
Efficient management of last level caches (LLCs) plays an important role in bridging the performance gap between processor cores and main memory. This paper is motivated by two key...
Dongyuan Zhan, Hong Jiang, Sharad C. Seth
103
Voted
MICRO
2010
IEEE
119views Hardware» more  MICRO 2010»
14 years 11 months ago
A Predictive Model for Dynamic Microarchitectural Adaptivity Control
Abstract--Adaptive microarchitectures are a promising solution for designing high-performance, power-efficient microprocessors. They offer the ability to tailor computational resou...
Christophe Dubach, Timothy M. Jones, Edwin V. Boni...