Sciweavers

141 search results - page 24 / 29
» Implications of technology scaling on leakage reduction tech...
Sort
View
HPCA
2009
IEEE
15 years 10 months ago
A novel architecture of the 3D stacked MRAM L2 cache for CMPs
Magnetic Random Access Memory (MRAM) is considered to be a promising future memory technology due to its low leakage power, high density and fast read speed. The heterogeneous int...
Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, Yira...
DAC
2009
ACM
15 years 10 months ago
Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications
Power consumption of system-level on-chip communications is becoming more significant in the overall system-on-chip (SoC) power as technology scales down. In this paper, we propos...
Renshen Wang, Nan-Chi Chou, Bill Salefski, Chung-K...
ICPPW
2007
IEEE
15 years 3 months ago
A Measurement of a large-scale Peer-to-Peer Live Video Streaming System
— Peer-to-Peer (P2P) technologies have found much success in applications like file distributions, and its adoption in live video streaming has recently attracted significant a...
Susu Xie, Gabriel Yik Keung, Bo Li
LCPC
2004
Springer
15 years 2 months ago
Power-Aware Scheduling for Parallel Security Processors with Analytical Models
Techniques to reduce power dissipation for embedded systems have recently come into sharp focus in the technology development. Among these techniques, dynamic voltage scaling (DVS)...
Yung-Chia Lin, Yi-Ping You, Chung-Wen Huang, Jenq ...
ISQED
2011
IEEE
309views Hardware» more  ISQED 2011»
14 years 1 months ago
Modeling and analyzing NBTI in the presence of Process Variation
With continuous scaling of transistors in each technology generation, NBTI and Process Variation (PV) have become very important silicon reliability problems for the microprocesso...
Taniya Siddiqua, Sudhanva Gurumurthi, Mircea R. St...