Sciweavers

376 search results - page 41 / 76
» Improved Design Debugging Using Maximum Satisfiability
Sort
View
ACMMSP
2004
ACM
92views Hardware» more  ACMMSP 2004»
15 years 3 months ago
Instruction combining for coalescing memory accesses using global code motion
Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it...
Motohiro Kawahito, Hideaki Komatsu, Toshio Nakatan...
ICSE
2003
IEEE-ACM
15 years 9 months ago
Towards a Systems Engineering Pattern Language: Applying i* to Model Requirements-Architecture Patterns
This paper reports the results of exploratory research to develop a pilot pattern language for systems engineers at BAE SYSTEMS. The pattern language was designed to encapsulate k...
Pete Pavan, Neil A. M. Maiden, Xiaohong Zhu
ISCAS
2005
IEEE
157views Hardware» more  ISCAS 2005»
15 years 3 months ago
High-efficiency power amplifier for wireless sensor networks
Abstract— We designed a high-efficiency class-E switchedmode power amplifier for a wireless networked micro-sensors system. In this system, where each sensor operates using a mic...
Devrim Yilmaz Aksin, Stefano Gregori, Franco Malob...
DAC
2001
ACM
15 years 10 months ago
Chaff: Engineering an Efficient SAT Solver
Boolean Satisfiability is probably the most studied of combinatorial optimization/search problems. Significant effort has been devoted to trying to provide practical solutions to ...
Matthew W. Moskewicz, Conor F. Madigan, Ying Zhao,...
ITC
1998
IEEE
89views Hardware» more  ITC 1998»
15 years 1 months ago
Detecting resistive shorts for CMOS domino circuits
We investigate defects in CMOS domino gates and derive the test conditions for them. Very-Low-Voltage Testing can improve the defect coverage, which we define as the maximum detec...
Jonathan T.-Y. Chang, Edward J. McCluskey