100 search results - page 16 / 20 » Improved Policies for Drowsy Caches in Embedded Processors |
110
click to vote
CASES
2003
ACM
15 years 4 months ago
2003
ACM
Dynamic software optimization methods are becoming increasingly popular for improving software performance and power. The first step in dynamic optimization consists of detecting ...
143
click to vote
RTAS
1996
IEEE
15 years 3 months ago
1996
IEEE
Recent progress in worst case timing analysis of programs has made it possible to perform accurate timing analysis of pipelined execution and instruction caching, which is necessa...
HPCA
1995
IEEE
15 years 3 months ago
1995
IEEE
Shared memory is an appealing abstraction for parallel programming. It must be implemented with caches in order toperform well, however, and caches require a coherence mechanism t...
104
click to vote
SIGARCH
2008
14 years 11 months ago
2008
1 This paper presents a simple but effective method to reduce on-chip access latency and improve core isolation in CMP Non-Uniform Cache Architectures (NUCA). The paper introduces ...
82
Voted
IPPS
2000
IEEE
15 years 4 months ago
2000
IEEE
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...