100 search results - page 8 / 20 » Improved Policies for Drowsy Caches in Embedded Processors |
73
Voted
MICRO
2009
IEEE
15 years 6 months ago
2009
IEEE
3D-integration is a promising technology to help combat the “Memory Wall” in future multi-core processors. Past work has considered using 3D-stacked DRAM as a large last-level...
94
Voted
SC
2009
ACM
15 years 6 months ago
2009
ACM
The management of shared caches in multicore processors is a critical and challenging task. Many hardware and OS-based methods have been proposed. However, they may be hardly adop...
129
click to vote
ICS
2010
Tsinghua U.
15 years 2 months ago
2010
Tsinghua U.
The growing influence of wire delay in cache design has meant that access latencies to last-level cache banks are no longer constant. Non-Uniform Cache Architectures (NUCAs) have ...
96
Voted
DATE
2004
IEEE
15 years 3 months ago
2004
IEEE
In embedded system-on-a-chip (SoC) applications, the need for integrating heterogeneous processors in a single chip is increasing. An important issue in integrating heterogeneous ...
108
click to vote
DAC
2009
ACM
15 years 4 months ago
2009
ACM
Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-pu...