2032 search results - page 111 / 407 » Improving Java performance using hardware translation |
131
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
—Caches made of non-volatile memory technologies, such as Magnetic RAM (MRAM) and Phase-change RAM (PRAM), offer dramatically different power-performance characteristics when com...
149
click to vote
ISCA
2010
IEEE
15 years 8 months ago
2010
IEEE
GPU architectures are increasingly important in the multi-core era due to their high number of parallel processors. Performance optimization for multi-core processors has been a c...
166
Voted
ISCA
2003
IEEE
15 years 10 months ago
2003
IEEE
This work examines dynamic cluster assignment for a clustered trace cache processor (CTCP). Previously proposed cluster assignment techniques run into unique problems as issue wid...
162
click to vote
CAL
2010
15 years 2 months ago
2010
Address translation often emerges as a critical performance bottleneck for virtualized systems and has recently been the impetus for hardware paging mechanisms. These mechanisms ap...
134
click to vote
ISQED
2005
IEEE
15 years 10 months ago
2005
IEEE
As the scale and complexity of VLSI circuits increase, Electronic Design Automation (EDA) tools become much more sophisticated and are held to increasing standards of quality. New...