2032 search results - page 124 / 407 » Improving Java performance using hardware translation |
142
click to vote
AICCSA
2006
IEEE
15 years 11 months ago
2006
IEEE
In this paper, the performance of Mobile IP (MIP) over Wireless LAN is evaluated using a testbed at different vehecular speeds. The result shows that current MIP protocol is not s...
132
click to vote
CAL
2007
15 years 5 months ago
2007
Abstract—Some processors designed for consumer applications, such as Graphics Processing Units (GPUs) and the CELL processor, promise outstanding floating-point performance for ...
125
Voted
ITC
2003
IEEE
15 years 10 months ago
2003
IEEE
This paper presents an attempt of using intelligent agents for testing and repairing a distributed system, whose elements may or may not have embedded BIST (Built-In Self-Test) an...
152
click to vote
CAV
2012
Springer
13 years 7 months ago
2012
Springer
Abstract. We propose a trace-based concurrent program analysis to soundly remove redundant synchronizations such as locks while preserving the behaviors of the concurrent computati...
128
Voted
IISWC
2009
IEEE
15 years 11 months ago
2009
IEEE
PARSEC is a reference application suite used in industry and academia to assess new Chip Multiprocessor (CMP) designs. No investigation to date has profiled PARSEC on real hardwa...