Sciweavers

2032 search results - page 125 / 407
» Improving Java performance using hardware translation
Sort
View
ISCA
1992
IEEE
123views Hardware» more  ISCA 1992»
15 years 9 months ago
The Impact of Communication Locality on Large-Scale Multiprocessor Performance
As multiprocessor sizes scale and computer architects turn to interconnection networks with non-uniform communication latencies, the lure of exploiting communication locality to i...
Kirk L. Johnson
ICCS
2005
Springer
15 years 10 months ago
Performance and Scalability Analysis of Cray X1 Vectorization and Multistreaming Optimization
Cray X1 Fortran and C/C++ compilers provide a number of loop transformations, notably vectorization and multistreaming, in order to exploit the multistreaming processor (MSP) hard...
Sadaf R. Alam, Jeffrey S. Vetter
SIGMETRICS
1997
ACM
103views Hardware» more  SIGMETRICS 1997»
15 years 9 months ago
Performance Issues of Enterprise Level Web Proxies
Enterprise level web proxies relay world-wide web traffic between private networks and the Internet. They improve security, save network bandwidth, and reduce network latency. Wh...
Carlos Maltzahn, Kathy J. Richardson, Dirk Grunwal...
ICCD
2006
IEEE
117views Hardware» more  ICCD 2006»
16 years 1 months ago
Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses
— The influence of interconnects on processor performance and cost is becoming increasingly pronounced with technology scaling. In this paper, we present a fast compression sche...
Jiangjiang Liu, Krishnan Sundaresan, Nihar R. Maha...
ICCAD
2006
IEEE
169views Hardware» more  ICCAD 2006»
16 years 1 months ago
Microarchitecture parameter selection to optimize system performance under process variation
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...
Xiaoyao Liang, David Brooks