Sciweavers

2032 search results - page 240 / 407
» Improving Java performance using hardware translation
Sort
View
DELTA
2006
IEEE
15 years 10 months ago
Modified Montgomery Modular Multiplication Using 4: 2 Compressor and CSA Adder
The efficiency of the Public Key encryption systems like RSA and ECC can be improved with the adoption of a faster multiplication scheme. In this paper, Modified Montgomery multip...
Himanshu Thapliyal, Anvesh Ramasahayam, Vivek Redd...
MICRO
1998
IEEE
144views Hardware» more  MICRO 1998»
15 years 10 months ago
Analyzing the Working Set Characteristics of Branch Execution
To achieve highly accurate branch prediction, it is necessary not only to allocate more resources to branch prediction hardware but also to improve the understanding of branch exe...
Sangwook P. Kim, Gary S. Tyson
CGF
2008
140views more  CGF 2008»
15 years 6 months ago
Interactive Glossy Reflections using GPU-based Ray Tracing with Adaptive LOD
We present an interactive GPU-based algorithm for accurately rendering high-quality, dynamic glossy reflection effects from both HDR environment maps and local scene objects. Our ...
Xuan Yu, Rui Wang 0003, Jingyi Yu
SBACPAD
2003
IEEE
138views Hardware» more  SBACPAD 2003»
15 years 11 months ago
Finite Difference Simulations of the Navier-Stokes Equations Using Parallel Distributed Computing
 This paper discusses the implementation of a numerical algorithm for simulating incompressible fluid flows based on the finite difference method and designed for parallel compu...
João Paulo De Angeli, Andréa M. P. V...
DSD
2010
IEEE
144views Hardware» more  DSD 2010»
15 years 6 months ago
On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism
—Periodic on-chip scan-based tests have to be applied to a many-core processor SoC to improve its dependability. An infrastructural IP module has been designed and incorporated i...
Xiao Zhang, Hans G. Kerkhoff, Bart Vermeulen