Sciweavers

2032 search results - page 248 / 407
» Improving Java performance using hardware translation
Sort
View
ICCD
2004
IEEE
105views Hardware» more  ICCD 2004»
16 years 3 months ago
Circuit-Based Preprocessing of ILP and Its Applications in Leakage Minimization and Power Estimation
In this paper we discuss the application of circuit-based logical reasoning to simplify optimization problems expressed as integer linear programs (ILP) over circuit states. We de...
Donald Chai, Andreas Kuehlmann
ICCD
2003
IEEE
115views Hardware» more  ICCD 2003»
16 years 3 months ago
Reducing Compilation Time Overhead in Compiled Simulators
Compiled simulation is a well known technique for improving the performance of instruction set simulators at the cost of compilation time. However the compilation time overhead ma...
Mehrdad Reshadi, Nikil D. Dutt
DATE
2009
IEEE
116views Hardware» more  DATE 2009»
16 years 1 months ago
Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints
In this paper, we propose a preprocessing method to improve Side Channel Attacks (SCAs) on Dual-rail with Precharge Logic (DPL) countermeasure family. The strength of our method i...
Laurent Sauvage, Sylvain Guilley, Jean-Luc Danger,...
CSCWD
2009
Springer
16 years 24 days ago
Random stimulus generation with self-tuning
Constrained random simulation methodology still plays an important role in hardware verification due to the limited scalability of formal verification, especially for the large an...
Yanni Zhao, Jinian Bian, Shujun Deng, Zhiqiu Kong
ACSD
2007
IEEE
116views Hardware» more  ACSD 2007»
16 years 18 days ago
Finding Structure in Unstructured Processes: The Case for Process Mining
Today there are many process mining techniques that allow for the automatic construction of process models based on event logs. Unlike synthesis techniques (e.g., based on regions...
Wil M. P. van der Aalst, Christian W. Günther