Sciweavers

2032 search results - page 252 / 407
» Improving Java performance using hardware translation
Sort
View
FCCM
2007
IEEE
101views VLSI» more  FCCM 2007»
16 years 14 days ago
Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures
This paper presents the porting of an RTOS Micro C/OS-II on a novel reconfigurable instruction cell based architecture which fills the gap between DSP, FPGA and ASIC with high per...
Han Wei, Mark Muir, Ioannis Nousias, Tughrul Arsla...
ISCAS
2006
IEEE
124views Hardware» more  ISCAS 2006»
16 years 5 days ago
A 12-bit 300 MHz CMOS DAC for high-speed system applications
—This paper describes a 12-bit 300 MHz CMOS DAC for high-speed system applications. The proposed DAC consists of a unit current-cell matrix for 8 MSBs and a binaryweighted array ...
Weining Ni, Xueyang Geng, Yin Shi, Foster F. Dai
ISCAS
2005
IEEE
134views Hardware» more  ISCAS 2005»
15 years 11 months ago
Heap charge pump optimisation by a tapered architecture
- The heap charge pump represents an attractive voltage multiplier scheme in integrated circuits where only low-voltage devices are available. This paper presents a performance opt...
R. Arona, Edoardo Bonizzoni, Franco Maloberti, Gui...
SAC
2005
ACM
15 years 11 months ago
Avoiding data conversions in embedded media processors
Complex application-specific media instructions and kernels are emulated with simple to implement extended subword instructions. We show that assuming extended register file ent...
Ben H. H. Juurlink, Asadollah Shahbahrami, Stamati...
TSP
2008
107views more  TSP 2008»
15 years 6 months ago
Time-Scale Modification of Speech Signals
This paper presents methods for independently modifying the time and pitch scale of acoustic signals, with an emphasis on speech signals. The algorithms developed here use paramet...
Brett Ninness, Soren J. Henriksen