Sciweavers

2032 search results - page 258 / 407
» Improving Java performance using hardware translation
Sort
View
DSD
2003
IEEE
69views Hardware» more  DSD 2003»
15 years 10 months ago
A VLIW Architecture for Logarithmic Arithmetic
The Logarithmic Number System (LNS) is an alternative to IEEE-754 standard floating-point arithmetic. LNS multiply, divide and square root are easier than IEEE-754 and naturally ...
Mark G. Arnold
DATE
2007
IEEE
112views Hardware» more  DATE 2007»
15 years 11 months ago
Automatic synthesis of compressor trees: reevaluating large counters
Despite the progress of the last decades in electronic design automation, arithmetic circuits have always received way less attention than other classes of digital circuits. Logic...
Ajay K. Verma, Paolo Ienne
AMR
2006
Springer
119views Multimedia» more  AMR 2006»
15 years 7 months ago
The Potential of User Feedback Through the Iterative Refining of Queries in an Image Retrieval System
Inaccurate or ambiguous expressions in queries lead to poor results in information retrieval. We assume that iterative user feedback can improve the quality of queries. To this end...
Maher Ben Moussa, Marco Pasch, Djoerd Hiemstra, Pa...
SIGIR
2002
ACM
15 years 4 months ago
Empirical studies in strategies for Arabic retrieval
This work evaluates a few search strategies for Arabic monolingual and cross-lingual retrieval, using the TREC Arabic corpus as the test-bed. The release by NIST in 2001 of an Ara...
Jinxi Xu, Alexander Fraser, Ralph M. Weischedel
FPGA
2005
ACM
195views FPGA» more  FPGA 2005»
15 years 10 months ago
Sparse Matrix-Vector multiplication on FPGAs
Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering applications. The poor data locality of sparse matrices sig...
Ling Zhuo, Viktor K. Prasanna