Sciweavers

2032 search results - page 259 / 407
» Improving Java performance using hardware translation
Sort
View
CASES
2006
ACM
15 years 11 months ago
A case study of multi-threading in the embedded space
The continuing miniaturization of technology coupled with wireless networks has made it feasible to physically embed sensor network systems into the environment. Sensor net proces...
Greg Hoover, Forrest Brewer, Timothy Sherwood
DATE
2005
IEEE
133views Hardware» more  DATE 2005»
15 years 10 months ago
Locality-Aware Process Scheduling for Embedded MPSoCs
Utilizing on-chip caches in embedded multiprocessorsystem-on-a-chip (MPSoC) based systems is critical from both performance and power perspectives. While most of the prior work th...
Mahmut T. Kandemir, Guilin Chen
SASP
2009
IEEE
170views Hardware» more  SASP 2009»
15 years 12 months ago
Parade: A versatile parallel architecture for accelerating pulse train clustering
— In this paper, we present Parade, a novel and flexible parallel architecture for the deinterleaving of combined pulsetrains. This is a commonly performed task in various areas ...
Amin Ansari, Dan Zhang, Scott A. Mahlke
HOTI
2008
IEEE
15 years 11 months ago
Constraint Repetition Inspection for Regular Expression on FPGA
— Recent network intrusion detection systems (NIDS) use regular expressions to represent suspicious or malicious character sequences in packet payloads in a more efficient way. ...
Miad Faezipour, Mehrdad Nourani
ISCAS
2008
IEEE
86views Hardware» more  ISCAS 2008»
15 years 11 months ago
Minimum redundancy MIMO radars
—The multiple-input multiple-output (MIMO) radar concept has drawn considerable attention recently. In the traditional single-input multiple-output (SIMO) radar system, the trans...
Chun-Yang Chen, Palghat P. Vaidyanathan