Sciweavers

2032 search results - page 273 / 407
» Improving Java performance using hardware translation
Sort
View
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
15 years 9 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
147
Voted
CAV
2010
Springer
172views Hardware» more  CAV 2010»
15 years 9 months ago
Symbolic Bounded Synthesis
Abstract. Synthesis of finite state systems from full linear time temporal logic (LTL) specifications is gaining more and more attention as several recent achievements have signi...
Rüdiger Ehlers
JMM2
2007
118views more  JMM2 2007»
15 years 5 months ago
FPGA-based Real-time Optical Flow Algorithm Design and Implementation
—Optical flow algorithms are difficult to apply to robotic vision applications in practice because of their extremely high computational and frame rate requirements. In most case...
Zhaoyi Wei, Dah-Jye Lee, Brent E. Nelson
BMCBI
2005
125views more  BMCBI 2005»
15 years 5 months ago
Multiple sequence alignments of partially coding nucleic acid sequences
Background: High quality sequence alignments of RNA and DNA sequences are an important prerequisite for the comparative analysis of genomic sequence data. Nucleic acid sequences, ...
Roman R. Stocsits, Ivo L. Hofacker, Claudia Fried,...
DAC
2009
ACM
16 years 6 months ago
Context-sensitive timing analysis of Esterel programs
Traditionally, synchronous languages, such as Esterel, have been compiled into hardware, where timing analysis is relatively easy. When compiled into software ? e.g., into sequent...
Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abh...