Sciweavers

2032 search results - page 283 / 407
» Improving Java performance using hardware translation
Sort
View
IJCNN
2000
IEEE
15 years 9 months ago
Simulation of a Digital Neuro-Chip for Spiking Neural Networks
: Conventional hardware platforms are far from reaching real-time simulation requirements of complex spiking neural networks (SNN). Therefore we designed an accelerator board with ...
Tim Schönauer, S. Atasoy, N. Mehrtash, Heinri...
125
Voted
ISCA
1998
IEEE
137views Hardware» more  ISCA 1998»
15 years 9 months ago
Accurate Indirect Branch Prediction
Indirect branch prediction is likely to become increasingly important in the future because indirect branches occur more frequently in object-oriented programs. With misprediction ...
Karel Driesen, Urs Hölzle
MICRO
2010
IEEE
119views Hardware» more  MICRO 2010»
15 years 2 months ago
A Predictive Model for Dynamic Microarchitectural Adaptivity Control
Abstract--Adaptive microarchitectures are a promising solution for designing high-performance, power-efficient microprocessors. They offer the ability to tailor computational resou...
Christophe Dubach, Timothy M. Jones, Edwin V. Boni...
ANCS
2010
ACM
15 years 2 months ago
Airblue: a system for cross-layer wireless protocol development
Over the past few years, researchers have developed many crosslayer wireless protocols to improve the performance of wireless networks. Experimental evaluations of these protocols...
Man Cheuk Ng, Kermin Elliott Fleming, Mythili Vutu...
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
15 years 9 months ago
VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks
Recent technological advances have produced network interfaces that provide users with very low-latency access to the memory of remote machines. We examine the impact of such netw...
Leonidas I. Kontothanassis, Galen C. Hunt, Robert ...