Sciweavers

2032 search results - page 302 / 407
» Improving Java performance using hardware translation
Sort
View
140
Voted
CODES
2005
IEEE
15 years 10 months ago
Future processors: flexible and modular
The ability to continue increasing processor frequency and single thread performance is being severely limited by exponential increases in leakage and active power. To continue to...
Charlie Johnson, Jeff Welser
ACMMSP
2004
ACM
101views Hardware» more  ACMMSP 2004»
15 years 10 months ago
Metrics and models for reordering transformations
Irregular applications frequently exhibit poor performance on contemporary computer architectures, in large part because of their inefficient use of the memory hierarchy. Runtime ...
Michelle Mills Strout, Paul D. Hovland
CODES
2001
IEEE
15 years 8 months ago
Retargetable compilation for low power
Most research to date on energy minimization in DSP processors has focuses on hardware solution. This paper examines the software-based factors affecting performance and energy co...
Wen-Tsong Shiue
131
Voted
ISCA
1995
IEEE
92views Hardware» more  ISCA 1995»
15 years 8 months ago
A Comparison of Full and Partial Predicated Execution Support for ILP Processors
One can e ectively utilize predicated execution to improve branch handling in instruction-level parallel processors. Although the potential bene ts of predicated execution are hig...
Scott A. Mahlke, Richard E. Hank, James E. McCormi...
IEEEIAS
2009
IEEE
15 years 11 months ago
Fuzzy Intrusion Detection System via Data Mining Technique with Sequences of System Calls
: There are two main approaches for implementing IDS; Host based and Network based. While the former is implemented in form of software deployed on a host, the latter, usually is b...
Mohammad Akbarpour Sekeh, Mohd. Aizani Bin Maarof