Sciweavers

2032 search results - page 320 / 407
» Improving Java performance using hardware translation
Sort
View
ICCAD
2008
IEEE
246views Hardware» more  ICCAD 2008»
16 years 1 months ago
MC-Sim: an efficient simulation tool for MPSoC designs
The ability to integrate diverse components such as processor cores, memories, custom hardware blocks and complex network-on-chip (NoC) communication frameworks onto a single chip...
Jason Cong, Karthik Gururaj, Guoling Han, Adam Kap...
157
Voted
ASPLOS
2012
ACM
14 years 17 days ago
Chameleon: operating system support for dynamic processors
The rise of multi-core processors has shifted performance efforts towards parallel programs. However, single-threaded code, whether from legacy programs or ones difficult to para...
Sankaralingam Panneerselvam, Michael M. Swift
PDP
2009
IEEE
15 years 11 months ago
High Throughput Intra-Node MPI Communication with Open-MX
Abstract—The increasing number of cores per node in highperformance computing requires an efficient intra-node MPI communication subsystem. Most existing MPI implementations rel...
Brice Goglin
PAM
2009
Springer
15 years 11 months ago
Understanding Channel and Interface Heterogeneity in Multi-channel Multi-radio Wireless Mesh Networks
Abstract. Multi-channel multi-radio architectures have been widely studied for 802.11-based wireless mesh networks to address the capacity problem due to wireless interference. The...
Anand Prabhu Subramanian, Jing Cao, Chul Sung, Sam...
CODES
2009
IEEE
15 years 11 months ago
On compile-time evaluation of process partitioning transformations for Kahn process networks
Kahn Process Networks is an appealing model of computation for programming and mapping applications onto multi-processor platforms. Autonomous processes communicate through unboun...
Sjoerd Meijer, Hristo Nikolov, Todor Stefanov