Sciweavers

2032 search results - page 321 / 407
» Improving Java performance using hardware translation
Sort
View
IEEEPACT
2006
IEEE
15 years 11 months ago
Whole-program optimization of global variable layout
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
Nathaniel McIntosh, Sandya Mannarswamy, Robert Hun...
IROS
2006
IEEE
140views Robotics» more  IROS 2006»
15 years 11 months ago
Developing a non-intrusive biometric environment
— The development of large scale biometric systems requires experiments to be performed on large amounts of data. Existing capture systems are designed for fixed experiments and...
Lee Middleton, David K. Wagg, Alex I. Bazin, John ...
ASAP
2006
IEEE
110views Hardware» more  ASAP 2006»
15 years 11 months ago
Low-Cost Elliptic Curve Digital Signature Coprocessor for Smart Cards
This paper proposes different low-cost coprocessors for public key authentication on 8-bit smart cards. Elliptic curve cryptography is used for its efficiency per bit of key and ...
Guerric Meurice de Dormale, Renaud Ambroise, David...
PARELEC
2000
IEEE
15 years 8 months ago
Parallel Computing Environments and Methods
Recent advances in high-speed networks, rapid improvements in microprocessor design, and availability of highly performing clustering software implementations enables cost-effecti...
Ghassan Fadlallah, Michel Lavoie, Louis-A. Dessain...
FPGA
2008
ACM
184views FPGA» more  FPGA 2008»
15 years 6 months ago
Mapping for better than worst-case delays in LUT-based FPGA designs
Current advances in chip design and manufacturing have allowed IC manufacturing to approach the nanometer range. As the feature size scales down, greater variability is experience...
Kirill Minkovich, Jason Cong