Sciweavers

2032 search results - page 326 / 407
» Improving Java performance using hardware translation
Sort
View
MICRO
1995
IEEE
125views Hardware» more  MICRO 1995»
15 years 8 months ago
Disjoint eager execution: an optimal form of speculative execution
Instruction Level Parallelism (ILP) speedups of an order-of-magnitude or greater may be possible using the techniques described herein. Traditional speculative code execution is t...
Augustus K. Uht, Vijay Sindagi, Kelley Hall
DPHOTO
2009
154views Hardware» more  DPHOTO 2009»
15 years 2 months ago
Mobile Imaging: the big challenge of the small pixel
As the number of imaging pixels in camera phones increases, users expect camera phone image quality to be comparable to digital still cameras. The mobile imaging industry is aware...
Feng Xiao, Joyce E. Farrell, Peter B. Catrysse, Br...
SIGMETRICS
2011
ACM
178views Hardware» more  SIGMETRICS 2011»
14 years 11 months ago
Should we worry about memory loss?
In recent years the High Performance Computing (HPC) industry has benefited from the development of higher density multi-core processors. With recent chips capable of executing u...
O. Perks, Simon D. Hammond, S. J. Pennycook, Steph...
ICCD
2005
IEEE
114views Hardware» more  ICCD 2005»
16 years 1 months ago
State Set Management for SAT-based Unbounded Model Checking
In recent years, Boolean Satisfiability (SAT) has been shown to hold potential for Unbounded Model Checking (UMC). The success of SAT-based UMC largely relies on (i) the SAT solv...
Kameshwar Chandrasekar, Michael S. Hsiao
ICCD
2003
IEEE
89views Hardware» more  ICCD 2003»
16 years 1 months ago
Precomputation-based Guarding for Dynamic and Leakage Power Reduction
- This paper presents a precomputation-based guarding technique to reduce both dynamic and static power consumptions in CMOS VLSI circuits. More precisely, a high threshold sleep t...
Afshin Abdollahi, Massoud Pedram, Farzan Fallah, I...