Sciweavers

196 search results - page 16 / 40
» Improving Placement under the Constant Delay Model
Sort
View
93
Voted
FAST
2010
14 years 12 months ago
BASIL: Automated IO Load Balancing Across Storage Devices
Live migration of virtual hard disks between storage arrays has long been possible. However, there is a dearth of online tools to perform automated virtual disk placement and IO l...
Ajay Gulati, Chethan Kumar, Irfan Ahmad, Karan Kum...
ISQED
2006
IEEE
78views Hardware» more  ISQED 2006»
15 years 3 months ago
Simultaneous Statistical Delay and Slew Optimization for Interconnect Pipelines
Process variation has become a major concern in the design of many nanometer circuits, including interconnect pipelines. This paper develops closed-form models to predict the dela...
Andrew Havlir, David Z. Pan
ICCAD
2003
IEEE
195views Hardware» more  ICCAD 2003»
15 years 2 months ago
Vectorless Analysis of Supply Noise Induced Delay Variation
The impact of power supply integrity on a design has become a critical issue, not only for functional verification, but also for performance verification. Traditional analysis has...
Sanjay Pant, David Blaauw, Vladimir Zolotov, Savit...
HAPTICS
2010
IEEE
15 years 2 months ago
Transparency of the Generalized Scattering Transformation for Haptic Telepresence
In this paper we analyze the transparency of the generalized scattering transformation applied to teleoperation systems with constant time delay. Particularly, the human operator, ...
Iason Vittorias, Sandra Hirche
DATE
2002
IEEE
95views Hardware» more  DATE 2002»
15 years 2 months ago
Optimal Transistor Tapering for High-Speed CMOS Circuits
Transistor tapering is a widely used technique applied to optimize the geometries of CMOS transistors in highperformance circuit design with a view to minimizing the delay of a FE...
Li Ding 0002, Pinaki Mazumder