Sciweavers

1045 search results - page 72 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
FPL
2003
Springer
146views Hardware» more  FPL 2003»
15 years 9 months ago
Domain-Specific Reconfigurable Array for Distributed Arithmetic
Distributed Arithmetic techniques are widely used to implement Sum-of-Products computations such as calculations found in multimedia applications like FIR filtering and Discrete Co...
Sami Khawam, Tughrul Arslan, Fred Westall
USENIX
2007
15 years 6 months ago
Virtually Shared Displays and User Input Devices
This paper proposes making displays and input devices as first-class citizens in a networked system environment for collaborative applications. The paper describes a virtually sha...
Grant Wallace, Kai Li
NIPS
2008
15 years 5 months ago
Spike Feature Extraction Using Informative Samples
This paper presents a new spike feature extraction algorithm that targets real-time spike sorting and facilitates miniaturized microchip implementation. The proposed algorithm has...
Zhi Yang, Qi Zhao, Wentai Liu
MICRO
2010
IEEE
132views Hardware» more  MICRO 2010»
15 years 2 months ago
Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches
Energy efficiency is a primary concern for microprocessor designers. A very effective approach to improving the energy efficiency of a chip is to lower its supply voltage to very ...
Timothy N. Miller, Renji Thomas, James Dinan, Bruc...
ICCAD
2009
IEEE
109views Hardware» more  ICCAD 2009»
15 years 2 months ago
Energy reduction for STT-RAM using early write termination
The emerging Spin Torque Transfer memory (STT-RAM) is a promising candidate for future on-chip caches due to STT-RAM's high density, low leakage, long endurance and high acce...
Ping Zhou, Bo Zhao, Jun Yang 0002, Youtao Zhang