Sciweavers

5523 search results - page 100 / 1105
» Improving application performance with hardware data structu...
Sort
View
SC
2009
ACM
15 years 4 months ago
Improving GridFTP performance using the Phoebus session layer
Phoebus is an infrastructure for improving end-to-end throughput in high-bandwidth, long-distance networks by using a “session layer” protocol and “gateways” in the networ...
Ezra Kissel, D. Martin Swany, Aaron Brown
ICASSP
2011
IEEE
14 years 1 months ago
Spatially sparsed Common Spatial Pattern to improve BCI performance
Common Spatial Pattern (CSP) is widely used in discriminating two classes of EEG in Brain Computer Interface applications. However, the performance of the CSP algorithm is affecte...
Mahnaz Arvaneh, Cuntai Guan, Kai Keng Ang, Hiok Ch...
AUSDM
2008
Springer
238views Data Mining» more  AUSDM 2008»
14 years 12 months ago
Graphics Hardware based Efficient and Scalable Fuzzy C-Means Clustering
The exceptional growth of graphics hardware in programmability and data processing speed in the past few years has fuelled extensive research in using it for general purpose compu...
S. A. Arul Shalom, Manoranjan Dash, Minh Tue
MICRO
2002
IEEE
131views Hardware» more  MICRO 2002»
14 years 9 months ago
Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware
abstracting the operation of lower-level packet processing functions. The library synthesizes into field-programmable gate array (FPGA) logic and is utilized in a network platform ...
Florian Braun, John W. Lockwood, Marcel Waldvogel
EMSOFT
2007
Springer
15 years 4 months ago
Optimal task placement to improve cache performance
Most recent embedded systems use caches to improve their average performance. Current timing analyses are able to compute safe timing guarantees for these systems, if tasks are ru...
Gernot Gebhard, Sebastian Altmeyer