Sciweavers

5523 search results - page 128 / 1105
» Improving application performance with hardware data structu...
Sort
View
WSCG
2004
154views more  WSCG 2004»
14 years 11 months ago
Emulating an Offline Renderer by 3D Graphics Hardware
3D design software has since long employed graphics chips for low-quality real-time previewing. But their dramatically increased computing power now paves the way to accelerate th...
Jörn Loviscach
ESAS
2004
Springer
15 years 3 months ago
Secure AES Hardware Module for Resource Constrained Devices
Abstract. Low power consumption, low gate count, and high throughput are standard design criteria for cryptographic coprocessors designated for resource constrained devices such as...
Elena Trichina, Tymur Korkishko
ISCA
2000
IEEE
121views Hardware» more  ISCA 2000»
15 years 2 months ago
Memory access scheduling
The bandwidth and latency of a memory system are strongly dependent on the manner in which accesses interact with the “3-D” structure of banks, rows, and columns characteristi...
Scott Rixner, William J. Dally, Ujval J. Kapasi, P...
IJVR
2008
106views more  IJVR 2008»
14 years 10 months ago
Improved View Frustum Culling Technique for Real-Time Virtual Heritage Application
Real-time virtual heritage application is normally executed with a high performance computer system. This is due to the complexity and highly computational cost which makes such sy...
Mohd Shahrizal Sunar, Abdullah Mohd Zin, Tengku M....
ICPPW
2006
IEEE
15 years 4 months ago
Parallel Hyperspectral Image Processing on Commodity Graphics Hardware
Many recent research efforts have been devoted to the use of commodity hardware for solving computationallyintensive scientific problems. Among such problems, hyperspectral imagi...
Javier Setoain, Christian Tenllado, Manuel Prieto,...