Sciweavers

5523 search results - page 138 / 1105
» Improving application performance with hardware data structu...
Sort
View
119
Voted
FCCM
2003
IEEE
148views VLSI» more  FCCM 2003»
15 years 8 months ago
A Hardware Gaussian Noise Generator for Channel Code Evaluation
Hardware simulation of channel codes offers the potential of improving code evaluation speed by orders of magnitude over workstation- or PC-based simulation. We describe a hardwar...
Dong-U Lee, Wayne Luk, John D. Villasenor, Peter Y...
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
15 years 3 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
181
Voted
SIGMETRICS
2010
ACM
145views Hardware» more  SIGMETRICS 2010»
14 years 10 months ago
Towards architecture independent metrics for multicore performance analysis
The prevalence of multicore architectures has made the performance analysis of multithreaded applications an intriguing area of inquiry. An understanding of locality effects and c...
Milind Kulkarni, Vijay S. Pai, Derek L. Schuff
CAISE
2003
Springer
15 years 8 months ago
On the Applicability of Rules to Automate Data Warehouse Logical Design
Data Warehouse logical design involves the definition of structures that enable an efficient access to information. The designer builds relational or multidimensional structures ta...
Verónika Peralta, Alvaro Illarze, Raul Rugg...
ICCAD
1997
IEEE
121views Hardware» more  ICCAD 1997»
15 years 7 months ago
Adaptive methods for netlist partitioning
An algorithm that remains in use at the core of many partitioning systems is the Kernighan-Lin algorithm and a variant the Fidducia-Matheysses (FM) algorithm. To understand the FM...
Wray L. Buntine, Lixin Su, A. Richard Newton, Andr...