Sciweavers

5523 search results - page 259 / 1105
» Improving application performance with hardware data structu...
Sort
View
ACMMSP
2006
ACM
247views Hardware» more  ACMMSP 2006»
15 years 10 months ago
A flexible data to L2 cache mapping approach for future multicore processors
This paper proposes and studies a distributed L2 cache management approach through page-level data to cache slice mapping in a future processor chip comprising many cores. L2 cach...
Lei Jin, Hyunjin Lee, Sangyeun Cho
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
15 years 10 months ago
An automated methodology for memory-conscious mapping of DSP applications on coarse-grain reconfigurable arrays
—This paper presents a memory-conscious mapping methodology of computational intensive applications on coarse-grain reconfigurable arrays. By exploiting the inherent abundant amo...
Michalis D. Galanis, Gregory Dimitroulakos, Consta...
PKDD
2007
Springer
121views Data Mining» more  PKDD 2007»
15 years 10 months ago
Improved Algorithms for Univariate Discretization of Continuous Features
In discretization of a continuous variable its numerical value range is divided into a few intervals that are used in classification. For example, Na¨ıve Bayes can benefit from...
Jussi Kujala, Tapio Elomaa
BILDMED
2007
135views Algorithms» more  BILDMED 2007»
15 years 5 months ago
A New Class of Distance Measures for Registration of Tubular Models to Image Data
In some registration applications additional user knowledge is available, which can improve and accelerate the registration process, especially for non-rigid registration. This is ...
Thomas Lange, Hans Lamecker, Michael Hünerbei...
DAC
2005
ACM
15 years 6 months ago
Sign bit reduction encoding for low power applications
This paper proposes a low power technique, called SBR (Sign Bit Reduction) which may reduce the switching activity in multipliers as well as data buses. Utilizing the multipliers ...
M. Saneei, Ali Afzali-Kusha, Zainalabedin Navabi