Sciweavers

5523 search results - page 282 / 1105
» Improving application performance with hardware data structu...
Sort
View
INFFUS
2008
119views more  INFFUS 2008»
15 years 4 months ago
A scalable correlation aware aggregation strategy for wireless sensor networks
Sensors-to-sink data in wireless sensor networks (WSNs) are typically correlated with each other. Exploiting such correlation when performing data aggregation can result in consid...
Yujie Zhu, Ramanuja Vedantham, Seung-Jong Park, Ra...
125
Voted
INFOCOM
1995
IEEE
15 years 8 months ago
Measuring the Performance of Parallel Message-Based Process Architectures
Message-based process architectures are widely regarded as an effective method for structuring parallel protocol processing on shared memory multi-processor platforms. A message-b...
Douglas C. Schmidt, Tatsuya Suda
GLVLSI
2008
IEEE
140views VLSI» more  GLVLSI 2008»
15 years 11 months ago
A table-based method for single-pass cache optimization
Due to the large contribution of the memory subsystem to total system power, the memory subsystem is highly amenable to customization for reduced power/energy and/or improved perf...
Pablo Viana, Ann Gordon-Ross, Edna Barros, Frank V...
DATE
2008
IEEE
131views Hardware» more  DATE 2008»
15 years 11 months ago
Parametric Throughput Analysis of Synchronous Data Flow Graphs
Synchronous Data Flow Graphs (SDFGs) have proved to be a very successful tool for modeling, analysis and synthesis of multimedia applications targeted at both single- and multiproc...
Amir Hossein Ghamarian, Marc Geilen, Twan Basten, ...
DSD
2008
IEEE
139views Hardware» more  DSD 2008»
15 years 6 months ago
Revisiting the Cache Effect on Multicore Multithreaded Network Processors
Caching mechanism has achieved great success in general purpose processor; however, its deployment in Network Processor (NP) raises questions over its effectiveness under the new ...
Zhen Liu, Jia Yu, Xiaojun Wang, Bin Liu, Laxmi N. ...