Sciweavers

5523 search results - page 306 / 1105
» Improving application performance with hardware data structu...
Sort
View
DATE
2006
IEEE
126views Hardware» more  DATE 2006»
15 years 10 months ago
Analysis and modeling of power grid transmission lines
Power distribution and signal transmission are becoming key limiters for chip performance in nanometer era. These issues can be simultaneously addressed by designing transmission ...
J. Balachandran, Steven Brebels, G. Carchon, T. We...
135
Voted
IPPS
2008
IEEE
15 years 11 months ago
Early experience with out-of-core applications on the Cray XMT
This paper describes our early experiences with a preproduction Cray XMT system that implements a scalable shared memory architecture with hardware support for multithreading. Unl...
Daniel G. Chavarría-Miranda, Andrès ...
NCA
2007
IEEE
15 years 11 months ago
Improving Network Processing Concurrency using TCPServers
Exponentially growing bandwidth requirements and slowing gains in processor speeds have led to the popularity of multiprocessor architectures. Network stack parallelism is increas...
Aniruddha Bohra, Liviu Iftode
ASPLOS
2011
ACM
14 years 8 months ago
On-the-fly elimination of dynamic irregularities for GPU computing
The power-efficient massively parallel Graphics Processing Units (GPUs) have become increasingly influential for scientific computing over the past few years. However, their ef...
Eddy Z. Zhang, Yunlian Jiang, Ziyu Guo, Kai Tian, ...
ISLPED
1997
ACM
99views Hardware» more  ISLPED 1997»
15 years 8 months ago
Low power data processing by elimination of redundant computations
We suggest a new technique to reduce energy consumption in the processor datapath without sacrificing performance by exploiting operand value locality at run time. Data locality is...
Mir Azam, Paul D. Franzon, Wentai Liu