Sciweavers

5523 search results - page 443 / 1105
» Improving application performance with hardware data structu...
Sort
View
DAC
2008
ACM
15 years 9 months ago
Application mapping for chip multiprocessors
The problem attacked in this paper is one of automatically mapping an application onto a Network-on-Chip (NoC) based chip multiprocessor (CMP) architecture in a locality-aware fas...
Guangyu Chen, Feihui Li, Seung Woo Son, Mahmut T. ...
MICRO
2002
IEEE
108views Hardware» more  MICRO 2002»
16 years 11 days ago
Dynamic frequency and voltage control for a multiple clock domain microarchitecture
We describe the design, analysis, and performance of an on–line algorithm to dynamically control the frequency/voltage of a Multiple Clock Domain (MCD) microarchitecture. The MC...
Greg Semeraro, David H. Albonesi, Steve Dropsho, G...
ISCA
2009
IEEE
180views Hardware» more  ISCA 2009»
16 years 2 months ago
Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices
The widespread use of multicore processors has dramatically increased the demands on high bandwidth and large capacity from memory systems. In a conventional DDR2/DDR3 DRAM memory...
Hongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zh...
187
Voted
PETRA
2010
ACM
15 years 7 months ago
Optimizing pervasive sensor data acquisition utilizing missing values substitution
Acquisition of pervasive sensor data can be often unsuccessful due to power outage at nodes, time synchronization issues, interference, network transmission failures or sensor har...
M. Michalopoulos, Christos Anagnostopoulos, Charal...
FGCS
2007
107views more  FGCS 2007»
15 years 7 months ago
Design and analysis of a load balancing strategy in Data Grids
Developing Data Grids has increasingly become a major concern to make Grids attractive for a wide range of data-intensive applications. Storage subsystems are most likely to be a ...
Xiao Qin