Sciweavers

5523 search results - page 64 / 1105
» Improving application performance with hardware data structu...
Sort
View
IPPS
2008
IEEE
15 years 4 months ago
Lattice Boltzmann simulation optimization on leading multicore platforms
We present an auto-tuning approach to optimize application performance on emerging multicore architectures. The methodology extends the idea of searchbased performance optimizatio...
Samuel Williams, Jonathan Carter, Leonid Oliker, J...
ISPD
2003
ACM
132views Hardware» more  ISPD 2003»
15 years 3 months ago
Architecture and synthesis for multi-cycle communication
For multi-gigahertz designs in nanometer technologies, data transfers on global interconnects take multiple clock cycles. In this paper, we propose a regular distributed register ...
Jason Cong, Yiping Fan, Xun Yang, Zhiru Zhang
VECPAR
2000
Springer
15 years 1 months ago
Improving the Performance of Heterogeneous DSMs via Multithreading
This paper analyzes the impact of hardware multithreading support on the performance of distributed shared-memory DSM multiprocessors built out of heterogeneous, single-chip compu...
Renato J. O. Figueiredo, Jeffrey P. Bradford, Jos&...
DSD
2007
IEEE
151views Hardware» more  DSD 2007»
15 years 1 months ago
P-Ware: A precise and scalable component-based simulation tool for embedded multiprocessor industrial applications
We present a component-based framework and its supporting simulation tool for joint software-hardware modelling and performance analysis of multiprocessor embedded systems. This j...
Ismail Assayad, Sergio Yovine
JUCS
2007
108views more  JUCS 2007»
14 years 9 months ago
On Pipelining Sequences of Data-Dependent Loops
: Sequences of data-dependent tasks, each one traversing large data sets, exist in many applications (such as video, image and signal processing applications). Those tasks usually ...
Rui Rodrigues, João M. P. Cardoso