5523 search results - page 839 / 1105 » Improving application performance with hardware data structu... |
147
click to vote
ISCAS
2006
IEEE
15 years 12 months ago
2006
IEEE
— All-solution Boolean satisfiability (SAT) solvers are engines employed to find all the possible solutions to a SAT problem. Their applications are found throughout the EDA in...
174
click to vote
ACMMSP
2005
ACM
15 years 11 months ago
2005
ACM
In this work we investigate the impact of evolving memory system features, such as large on-chip caches, automatic prefetch, and the growing distance to main memory on 3D stencil ...
130
click to vote
HPCA
1996
IEEE
15 years 10 months ago
1996
IEEE
The current multiprocessors such asCray T3D support interprocessor communication using partitioned dimension-order routers (PDRs). In a PDR implementation, the routing logic and sw...
168
click to vote
GLVLSI
2007
IEEE
15 years 9 months ago
2007
IEEE
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
185
click to vote
SECON
2010
IEEE
15 years 3 months ago
2010
IEEE
Reliability and predictability of the timing behavior have shown to be major issues for wireless sensor network deployments. Real-time requirements presented by several application...