5523 search results - page 86 / 1105 » Improving application performance with hardware data structu... |
106
click to vote
ISCA
2007
IEEE
15 years 4 months ago
2007
IEEE
The commonly used LRU replacement policy is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. For such applica...
DATE
2010
IEEE
15 years 3 months ago
2010
IEEE
— Though tag bits in the data caches are vulnerable to transient errors, few effort has been made to reduce their vulnerability. In this paper, we propose to exploit prevalent sa...
CLUSTER
2011
IEEE
13 years 9 months ago
2011
IEEE
—Atomic operations are important building blocks in supporting general-purpose computing on graphics processing units (GPUs). For instance, they can be used to coordinate executi...
ACISICIS
2005
IEEE
15 years 3 months ago
2005
IEEE
Simultaneous Multithreaded (SMT) processors improve the instruction throughput by allowing fetching and running instructions from several threads simultaneously at a single cycle....
ARC
2010
Springer
15 years 4 months ago
2010
Springer
In this paper, we present the Quantitative Usage Analysis of Data (QUAD) tool, a sophisticated memory access tracing tool that provides a comprehensive quantitative analysis of mem...