Sciweavers

1001 search results - page 18 / 201
» Improving memory hierarchy performance for irregular applica...
Sort
View
VLSISP
2008
95views more  VLSISP 2008»
14 years 9 months ago
Design of an H.264/AVC Decoder with Memory Hierarchy and Line-Pixel-Lookahead
This paper describes a novel memory hierarchy and line-pixel-lookahead (LPL) for an H.264/AVC video decoder. The memory system is the bottleneck of most video processors, particula...
Tsu-Ming Liu, Chen-Yi Lee
DATE
2004
IEEE
130views Hardware» more  DATE 2004»
15 years 1 months ago
Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology
This paper presents an environment based on SystemC for architecture specification of programmable systems. Making use of the new architecture description language ArchC, able to ...
Pablo Viana, Edna Barros, Sandro Rigo, Rodolfo Aze...
POPL
2009
ACM
15 years 4 months ago
Low-pain, high-gain multicore programming in Haskell: coordinating irregular symbolic computations on multicore architectures
With the emergence of commodity multicore architectures, exploiting tightly-coupled parallelism has become increasingly important. Functional programming languages, such as Haskel...
Abdallah Al Zain, Kevin Hammond, Jost Berthold, Ph...
EDBT
2008
ACM
140views Database» more  EDBT 2008»
14 years 11 months ago
Database Servers Tailored to Improve Energy Efficiency
Database software can be tailored for specific application domains and their required functionality, for specific hardware and its characteristics, or for other purposes. This bri...
Goetz Graefe
LCR
1998
Springer
109views System Software» more  LCR 1998»
15 years 1 months ago
Expressing Irregular Computations in Modern Fortran Dialects
Abstract. Modern dialects of Fortran enjoy wide use and good support on highperformance computers as performance-oriented programming languages. By providing the ability to express...
Jan Prins, Siddhartha Chatterjee, Martin Simons