Sciweavers

6 search results - page 1 / 2
» Improving state class constructions for CTL* model checking ...
Sort
View
67
Voted
STTT
2008
83views more  STTT 2008»
14 years 8 months ago
Improving state class constructions for CTL* model checking of time Petri nets
Rachid Hadjidj, Hanifa Boucheneb
CONCUR
2000
Springer
15 years 1 months ago
Model Checking with Finite Complete Prefixes Is PSPACE-Complete
Unfoldings are a technique for verification of concurrent and distributed systems introduced by McMillan. The method constructs a finite complete prefix, which can be seen as a sym...
Keijo Heljanko
83
Voted
FORMATS
2008
Springer
14 years 11 months ago
Parametric Model-Checking of Time Petri Nets with Stopwatches Using the State-Class Graph
Abstract. In this paper, we propose a new framework for the parametric verification of time Petri nets with stopwatches controlled by inhibitor arcs. We first introduce an extensio...
Louis-Marie Traonouez, Didier Lime, Olivier H. Rou...
DEDS
2006
111views more  DEDS 2006»
14 years 10 months ago
Model Checking of Time Petri Nets Using the State Class Timed Automaton
In this paper, we propose a method for building the state class graph of a bounded time Petri net (TPN) as a timed automaton (TA), which we call the state class timed automaton. We...
Didier Lime, Olivier H. Roux
88
Voted
ASPDAC
2007
ACM
158views Hardware» more  ASPDAC 2007»
15 years 2 months ago
Symbolic Model Checking of Analog/Mixed-Signal Circuits
This paper presents a Boolean based symbolic model checking algorithm for the verification of analog/mixedsignal (AMS) circuits. The systems are modeled in VHDL-AMS, a hardware des...
David Walter, Scott Little, Nicholas Seegmiller, C...