Sciweavers

273 search results - page 45 / 55
» Improving the Efficiency of Memory Partitioning by Address C...
Sort
View
DAC
2008
ACM
15 years 10 months ago
Miss reduction in embedded processors through dynamic, power-friendly cache design
Today, embedded processors are expected to be able to run complex, algorithm-heavy applications that were originally designed and coded for general-purpose processors. As a result...
Garo Bournoutian, Alex Orailoglu
TVLSI
2002
100views more  TVLSI 2002»
14 years 9 months ago
Architectural strategies for low-power VLSI turbo decoders
Abstract--The use of "turbo codes" has been proposed for several applications, including the development of wireless systems, where highly reliable transmission is requir...
Guido Masera, M. Mazza, Gianluca Piccinini, F. Vig...
VLSISP
2008
100views more  VLSISP 2008»
14 years 9 months ago
Memory-constrained Block Processing for DSP Software Optimization
Digital signal processing (DSP) applications involve processing long streams of input data. It is important to take into account this form of processing when implementing embedded ...
Ming-Yung Ko, Chung-Ching Shen, Shuvra S. Bhattach...
89
Voted
ML
2000
ACM
157views Machine Learning» more  ML 2000»
14 years 9 months ago
A Multistrategy Approach to Classifier Learning from Time Series
We present an approach to inductive concept learning using multiple models for time series. Our objective is to improve the efficiency and accuracy of concept learning by decomposi...
William H. Hsu, Sylvian R. Ray, David C. Wilkins
80
Voted
IVC
2008
117views more  IVC 2008»
14 years 9 months ago
Direct type-specific conic fitting and eigenvalue bias correction
A new method to fit specific types of conics to scattered data points is introduced. Direct, specific fitting of ellipses and hyperbolae is achieved by imposing a quadratic constr...
Matthew Harker, Paul O'Leary, Paul J. Zsombor-Murr...