Sciweavers

587 search results - page 100 / 118
» Improving the Java memory model using CRF
Sort
View
90
Voted
ICPP
2008
IEEE
15 years 6 months ago
Enabling Streaming Remoting on Embedded Dual-Core Processors
Dual-core processors (and, to an extent, multicore processors) have been adopted in recent years to provide platforms that satisfy the performance requirements of popular multimed...
Kun-Yuan Hsieh, Yen-Chih Liu, Po-Wen Wu, Shou-Wei ...
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
15 years 5 months ago
Rescue: A Microarchitecture for Testability and Defect Tolerance
Scaling feature size improves processor performance but increases each device’s susceptibility to defects (i.e., hard errors). As a result, fabrication technology must improve s...
Ethan Schuchman, T. N. Vijaykumar
DAC
2009
ACM
16 years 21 days ago
WCET-aware register allocation based on graph coloring
Current compilers lack precise timing models guiding their built-in optimizations. Hence, compilers apply ad-hoc heuristics during optimization to improve code quality. One of the...
Heiko Falk
ICCV
2003
IEEE
15 years 5 months ago
Reinforcement Learning for Combining Relevance Feedback Techniques
Relevance feedback (RF) is an interactive process which refines the retrievals by utilizing user’s feedback history. Most researchers strive to develop new RF techniques and ign...
Peng-Yeng Yin, Bir Bhanu, Kuang-Cheng Chang, Anlei...
ISCA
1991
IEEE
162views Hardware» more  ISCA 1991»
15 years 3 months ago
Comparison of Hardware and Software Cache Coherence Schemes
We use mean value analysis models to compare representative hardware and software cache coherence schemes for a large-scale shared-memory system. Our goal is to identify the workl...
Sarita V. Adve, Vikram S. Adve, Mark D. Hill, Mary...