Sciweavers

64 search results - page 3 / 13
» Improving the Performance of Heterogeneous DSMs via Multithr...
Sort
View
DEXA
2004
Springer
98views Database» more  DEXA 2004»
15 years 3 months ago
On Improving the Performance Dependability of Unstructured P2P Systems via Replication
Abstract. The ever-increasing popularity of peer-to-peer (P2P) systems provides a strong motivation for designing a dependable P2P system. Dependability in P2P systems can be viewe...
Anirban Mondal, Yi Lifu, Masaru Kitsuregawa
97
Voted
ICCD
2006
IEEE
97views Hardware» more  ICCD 2006»
15 years 7 months ago
Pesticide: Using SMT Processors to Improve Performance of Pointer Bug Detection
Pointer bugs associated with dynamically-allocated objects resulting in out-of-bounds memory access are an important class of software bugs. Because such bugs cannot be detected e...
Jin-Yi Wang, Yen-Shiang Shue, T. N. Vijaykumar, Sa...
105
Voted
ISHPC
2003
Springer
15 years 3 months ago
Code and Data Transformations for Improving Shared Cache Performance on SMT Processors
Simultaneous multithreaded processors use shared on-chip caches, which yield better cost-performance ratios. Sharing a cache between simultaneously executing threads causes excessi...
Dimitrios S. Nikolopoulos
89
Voted
ISCA
1994
IEEE
129views Hardware» more  ISCA 1994»
15 years 2 months ago
Impact of Sharing-Based Thread Placement on Multithreaded Architectures
Multithreaded architectures context switch between instruction streams to hide memory access latency. Although this improves processor utilization, it can increase cache interfere...
Radhika Thekkath, Susan J. Eggers
81
Voted
ICS
2009
Tsinghua U.
15 years 5 months ago
Combining thread level speculation helper threads and runahead execution
With the current trend toward multicore architectures, improved execution performance can no longer be obtained via traditional single-thread instruction level parallelism (ILP), ...
Polychronis Xekalakis, Nikolas Ioannou, Marcelo Ci...