16994 search results - page 19 / 3399 » Improving the Performance of maxRPC |
DNIS
2007
Springer
15 years 5 months ago
2007
Springer
A read-only transaction (ROT) does not modify any data. The main issues regarding processing ROTs are correctness, data currency and performance. Two-phase Locking (2PL) protocol i...
100
click to vote
PPSC
1997
15 years 1 months ago
1997
Sparse matrix-vector multiplication is an important kernel that often runs inefficiently on superscalar RISC processors. This paper describes techniques that increase instruction-...
ICS
1999
Tsinghua U.
15 years 4 months ago
1999
Tsinghua U.
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
NCA
2007
IEEE
14 years 11 months ago
2007
IEEE
: Autonomous neural network systems typically require fast learning and good generalization performance, and there is potentially a trade-off between the two. The use of evolutiona...
111
click to vote
CIKM
2010
Springer
14 years 9 months ago
2010
Springer
Dealing with verbose (or long) queries poses a new challenge for information retrieval. Selecting a subset of the original query (a "sub-query") has been shown to be an ...