661 search results - page 34 / 133 » Increasing Processor Performance by Implementing Deeper Pipe... |
MICRO
1999
IEEE
15 years 4 months ago
1999
IEEE
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
MICRO
2003
IEEE
15 years 5 months ago
2003
IEEE
Ensuring back-to-back execution of dependent instructions in a conventional out-of-order processor requires scheduling logic that wakes up and selects instructions at the same rat...
134
click to vote
ISCA
2011
IEEE
14 years 3 months ago
2011
IEEE
High assurance systems used in avionics, medical implants, and cryptographic devices often rely on a small trusted base of hardware and software to manage the rest of the system. ...
117
click to vote
INFOCOM
2006
IEEE
15 years 5 months ago
2006
IEEE
— We show that different flavors of TCP may be viewed as implementations of age-based scheduling disciplines. By parameterizing the scheduling disciplines of interest we are abl...
102
click to vote
LCTRTS
2007
Springer
15 years 6 months ago
2007
Springer
High-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in desig...