661 search results - page 38 / 133 » Increasing Processor Performance by Implementing Deeper Pipe... |
IPPS
1999
IEEE
15 years 4 months ago
1999
IEEE
Abstract. This paper proposes a method for implementing fractal image compression on dynamically reconfigurable architecture. In the encoding of this compression, metric computatio...
ICCD
2000
IEEE
15 years 8 months ago
2000
IEEE
In superscalar architectures, out-of-order issue mechanisms increase performance by dynamically rescheduling instructions that cannot be statically reordered by the compiler. Whil...
INFOCOM
1998
IEEE
15 years 4 months ago
1998
IEEE
Increased bandwidth in the Internet puts great demands on network routers; for example, to route minimum sized Gigabit Ethernet packets, an IP router must process about packets pe...
105
click to vote
ASPLOS
1992
ACM
15 years 3 months ago
1992
ACM
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
191
click to vote
ISCA
2010
IEEE
15 years 4 months ago
2010
IEEE
As CMOS scales beyond the 45nm technology node, leakage concerns are starting to limit microprocessor performance growth. To keep dynamic power constant across process generations...