Sciweavers

661 search results - page 40 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
CF
2011
ACM
13 years 11 months ago
SIFT: a low-overhead dynamic information flow tracking architecture for SMT processors
Dynamic Information Flow Tracking (DIFT) is a powerful technique that can protect unmodified binaries from a broad range of vulnerabilities such as buffer overflow and code inj...
Meltem Ozsoy, Dmitry Ponomarev, Nael B. Abu-Ghazal...
CGO
2005
IEEE
15 years 5 months ago
SWIFT: Software Implemented Fault Tolerance
To improve performance and reduce power, processor designers employ advances that shrink feature sizes, lower voltage levels, reduce noise margins, and increase clock rates. Howev...
George A. Reis, Jonathan Chang, Neil Vachharajani,...
IWMM
2000
Springer
108views Hardware» more  IWMM 2000»
15 years 3 months ago
Implementing an On-the-Fly Garbage Collector for Java
Java uses garbage collection (GC) for the automatic reclamation of computer memory no longer required by a running application. GC implementations for Java Virtual Machines (JVM) ...
Tamar Domani, Elliot K. Kolodner, Ethan Lewis, Eli...
MICRO
2008
IEEE
107views Hardware» more  MICRO 2008»
15 years 6 months ago
A distributed processor state management architecture for large-window processors
— Processor architectures with large instruction windows have been proposed to expose more instruction-level parallelism (ILP) and increase performance. Some of the proposed arch...
Isidro Gonzalez, Marco Galluzzi, Alexander V. Veid...
CF
2010
ACM
15 years 4 months ago
Interval-based models for run-time DVFS orchestration in superscalar processors
We develop two simple interval-based models for dynamic superscalar processors. These models allow us to: i) predict with great accuracy performance and power consumption under va...
Georgios Keramidas, Vasileios Spiliopoulos, Stefan...