Sciweavers

661 search results - page 42 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
DATE
2010
IEEE
109views Hardware» more  DATE 2010»
15 years 4 months ago
TIMBER: Time borrowing and error relaying for online timing error resilience
Increasing dynamic variability with technology scaling has made it essential to incorporate large design-time timing margins to ensure yield and reliable operation. Online techniq...
Mihir R. Choudhury, Vikas Chandra, Kartik Mohanram...
ICPP
2009
IEEE
15 years 6 months ago
Accelerating Lattice Boltzmann Fluid Flow Simulations Using Graphics Processors
—Lattice Boltzmann Methods (LBM) are used for the computational simulation of Newtonian fluid dynamics. LBM-based simulations are readily parallelizable; they have been implemen...
Peter Bailey, Joe Myre, Stuart D. C. Walsh, David ...
MASCOTS
2001
15 years 1 months ago
A Bit-Parallel Search Algorithm for Allocating Free Space
File systems that allocate data contiguously often use bitmaps to representand managefree space. Increases in the size of storage to be managed creates a needfor eficient algorith...
Randal C. Burns, Wayne Hineman
ICCD
2001
IEEE
98views Hardware» more  ICCD 2001»
15 years 8 months ago
In-Line Interrupt Handling for Software-Managed TLBs
The general-purpose precise interrupt mechanism, which has long been used to handle exceptional conditions that occur infrequently, is now being used increasingly often to handle ...
Aamer Jaleel, Bruce L. Jacob
CF
2005
ACM
15 years 1 months ago
An efficient wakeup design for energy reduction in high-performance superscalar processors
In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...
Kuo-Su Hsiao, Chung-Ho Chen