Sciweavers

661 search results - page 51 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
15 years 4 months ago
Circuits for wide-window superscalar processors
Our program benchmarks and simulations of novel circuits indicate that large-window processors are feasible. Using our redesigned superscalar components, a large-window processor ...
Dana S. Henry, Bradley C. Kuszmaul, Gabriel H. Loh...
EGH
2007
Springer
15 years 6 months ago
Programmable shaders for deformation rendering
In this paper, we present a method for rendering deformations as part of the programmable shader pipeline of contemporary Graphical Processing Units. In our method, we allow gener...
Carlos D. Correa, Deborah Silver
ICS
1989
Tsinghua U.
15 years 3 months ago
Control flow optimization for supercomputer scalar processing
Control intensive scalar programs pose a very different challenge to highly pipelined supercomputers than vectorizable numeric applications. Function call/return and branch instru...
Pohua P. Chang, Wen-mei W. Hwu
HPCA
2008
IEEE
16 years 6 days ago
Performance-aware speculation control using wrong path usefulness prediction
Fetch gating mechanisms have been proposed to gate the processor pipeline to reduce the wasted energy consumption due to wrongpath (i.e. mis-speculated) instructions. These scheme...
Chang Joo Lee, Hyesoon Kim, Onur Mutlu, Yale N. Pa...
ICMCS
2006
IEEE
113views Multimedia» more  ICMCS 2006»
15 years 5 months ago
Enhanced Architectural Support for Variable-Length Decoding
This paper proposes a new architecture for efficient variable-length decoding (VLD) of entropy-coded data for multimedia applications on general-purpose processors. It improves o...
Mohanarajah Sinnathamby, Subramania Sudharsanan, N...