Sciweavers

661 search results - page 53 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
EENERGY
2010
15 years 3 months ago
Event-driven processor power management
Energy-efficient computing as a research area has been receiving increasing attention in recent years due to rising energy costs and environmental awareness. In this paper, we pre...
Jan Hendrik Schönherr, Jan Richling, Matthias...
ISCA
2008
IEEE
134views Hardware» more  ISCA 2008»
15 years 6 months ago
Achieving Out-of-Order Performance with Almost In-Order Complexity
There is still much performance to be gained by out-of-order processors with wider issue widths. However, traditional methods of increasing issue width do not scale; that is, they...
Francis Tseng, Yale N. Patt
ISPA
2004
Springer
15 years 5 months ago
HPL Performance Prevision to Intending System Improvement
HPL is a parallel Linpack benchmark package widely adopted in massive cluster system performance test. On HPL data layout among processors, a law to determine block size NB theoret...
Wenli Zhang, Mingyu Chen, Jianping Fan
IEEECGIV
2006
IEEE
15 years 5 months ago
Real-Time Tracking with Non-Rigid Geometric Templates Using the GPU
The tracking of features in real-time video streams forms the integral part of many important applications in human-computer interaction and computer vision. Unfortunately trackin...
Julius Fabian Ohmer, Frédéric Maire,...
DATE
2009
IEEE
149views Hardware» more  DATE 2009»
15 years 6 months ago
An ILP formulation for task mapping and scheduling on multi-core architectures
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
Ying Yi, Wei Han, Xin Zhao, Ahmet T. Erdogan, Tugh...