661 search results - page 68 / 133 » Increasing Processor Performance by Implementing Deeper Pipe... |
129
click to vote
LCTRTS
2000
Springer
15 years 3 months ago
2000
Springer
The control system of many complex mechatronic products requires for each task the Worst Case Execution Time (WCET), which is needed for the scheduler's admission tests and su...
120
click to vote
VLDB
1999
ACM
15 years 4 months ago
1999
ACM
Recent high-performance processors employ sophisticated techniques to overlap and simultaneously execute multiple computation and memory operations. Intuitively, these techniques ...
DAC
2002
ACM
16 years 25 days ago
2002
ACM
The design of high-throughput large-state Viterbi decoders relies on the use of multiple arithmetic units. The global communication channels among these parallel processors often ...
CASES
2004
ACM
15 years 5 months ago
2004
ACM
+ With more applications being deployed on embedded platforms, software protection becomes increasingly important. This problem is crucial on embedded systems like financial transa...
102
click to vote
ARITH
2001
IEEE
15 years 3 months ago
2001
IEEE
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...