Sciweavers

661 search results - page 71 / 133
» Increasing Processor Performance by Implementing Deeper Pipe...
Sort
View
VLSID
2005
IEEE
129views VLSI» more  VLSID 2005»
16 years 7 days ago
A RISC Hardware Platform for Low Power Java
Java is increasingly being used as a language and binary format for low power, embedded systems. Current software only approaches to Java execution do not always suit the type of ...
Paul Capewell, Ian Watson
HPCA
2003
IEEE
16 years 7 days ago
Dynamic Data Dependence Tracking and its Application to Branch Prediction
To continue to improve processor performance, microarchitects seek to increase the effective instruction level parallelism (ILP) that can be exploited in applications. A fundament...
Lei Chen, Steve Dropsho, David H. Albonesi
ICMCS
2009
IEEE
102views Multimedia» more  ICMCS 2009»
14 years 9 months ago
Scalable HMM based inference engine in large vocabulary continuous speech recognition
Parallel scalability allows an application to efficiently utilize an increasing number of processing elements. In this paper we explore a design space for parallel scalability for...
Jike Chong, Kisun You, Youngmin Yi, Ekaterina Goni...
SP
2008
IEEE
140views Security Privacy» more  SP 2008»
14 years 11 months ago
Knowledge support and automation for performance analysis with PerfExplorer 2.0
The integration of scalable performance analysis in parallel development tools is difficult. The potential size of data sets and the need to compare results from multiple experime...
Kevin A. Huck, Allen D. Malony, Sameer Shende, Ala...
ISPAN
2005
IEEE
15 years 5 months ago
Process Scheduling for the Parallel Desktop
Commodity hardware and software are growing increasingly more complex, with advances such as chip heterogeneity and specialization, deeper memory hierarchies, ne-grained power ma...
Eitan Frachtenberg