Sciweavers

5623 search results - page 1004 / 1125
» Incremental Mechanism Design
Sort
View
WWW
2010
ACM
15 years 6 months ago
Reining in the web with content security policy
The last three years have seen a dramatic increase in both awareness and exploitation of Web Application Vulnerabilities. 2008 and 2009 saw dozens of high-profile attacks against...
Sid Stamm, Brandon Sterne, Gervase Markham
130
Voted
MICRO
2003
IEEE
258views Hardware» more  MICRO 2003»
15 years 6 months ago
LLVA: A Low-level Virtual Instruction Set Architecture
A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examp...
Vikram S. Adve, Chris Lattner, Michael Brukman, An...
95
Voted
MICRO
2003
IEEE
132views Hardware» more  MICRO 2003»
15 years 6 months ago
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
Large instruction window processors achieve high performance by exposing large amounts of instruction level parallelism. However, accessing large hardware structures typically req...
Haitham Akkary, Ravi Rajwar, Srikanth T. Srinivasa...
108
Voted
MICRO
2003
IEEE
166views Hardware» more  MICRO 2003»
15 years 6 months ago
Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...
Dan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pa...
HT
2003
ACM
15 years 6 months ago
Simplifying annotation support for real-world-settings: a comparative study of active reading
Despite the multitude of existing interfaces for annotation, little is known about their influence on the created annotations. In this paper, first findings of a comparative video...
Hartmut Obendorf
« Prev « First page 1004 / 1125 Last » Next »