Sciweavers

452 search results - page 31 / 91
» Incremental formal design verification
Sort
View
87
Voted
ICSE
2007
IEEE-ACM
15 years 9 months ago
Plug-and-Play Architectural Design and Verification
Abstract. In software architecture, components represent the computational units of a system and connectors represent the interactions among those units. Making decisions about the...
Shangzhu Wang, George S. Avrunin, Lori A. Clarke
FDL
2007
IEEE
15 years 1 months ago
Towards Assertion Based Verification of Analog and Mixed Signal Designs Using PSL
Abstract-- Analog and Mixed Signal (AMS) designs are important integrated systems that link digital circuits to the analog world. Following the success of PSL verification methodol...
Ghiath Al Sammane, Mohamed H. Zaki, Zhi Jie Dong, ...
TVLSI
2008
151views more  TVLSI 2008»
14 years 9 months ago
Guest Editorial Special Section on Design Verification and Validation
ion levels. The framework also supports the generation of test constraints, which can be satisfied using a constraint solver to generate tests. A compositional verification approac...
I. Harris, D. Pradhan
79
Voted
DATE
2008
IEEE
112views Hardware» more  DATE 2008»
15 years 4 months ago
Tool Support for Incremental Failure Mode and Effects Analysis of Component-Based Systems
Failure Mode and Effects Analysis (FMEA) is a wellknown technique widely used for safety assessment in the area of safety-critical systems. However, FMEA is traditionally done man...
Jonas Elmqvist, Simin Nadjm-Tehrani
76
Voted
SP
2008
IEEE
195views Security Privacy» more  SP 2008»
15 years 4 months ago
Automated Formal Analysis of a Protocol for Secure File Sharing on Untrusted Storage
We study formal security properties of a state-of-the-art protocol for secure file sharing on untrusted storage, in the automatic protocol verifier ProVerif. As far as we know, ...
Bruno Blanchet, Avik Chaudhuri